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Time-Interleaved ΣΔ Modulators for FPGAs
Tomasz Podsiadlik and Ronan Farrell
Abstract—This brief describes and analyzes a technique of in-
creasing a sampling rate in a sigma–delta (ΣΔ) modulator
based on a discrete-time description, which is an extension of
existing techniques of parallelization. The limitations in the signal-
to-noise ratio and the maximum increase of the sampling rate in
a digital system are explained, and a structure of a low-pass ΣΔ
modulator characterized by a short critical path is used in this
brief to validate the technique. An implementation of a modulator
shows the increase in the sampling rate from 100 to 400 MHz.
Index Terms—Sampling frequency, sigma–delta (ΣΔ), time
interleaved (TI).
I. INTRODUCTION
S IGMA–DELTA (ΣΔ) modulators are known for their ca-pability for encoding an analog or a multibit digital input
signal into a two- or multilevel signal while preserving a high
signal-to-noise ratio (SNR). While the use of a two-level quan-
tizer improves linearity of a digital-to-analog converter, it also
adds a significant level of quantization noise. Apart from the or-
der and number of levels, the most important factor limiting the
SNR in the output of a ΣΔ modulator is the oversampling ratio
(OSR). While the demand for ΣΔ operation above 1-GHz clock
rates can be found in wireless communication [1], such high
speed cannot be delivered by modern field-programmable gate
arrays (FPGAs) without utilizing their resources in parallel. A
simple method of utilizing ΣΔ modulators in parallel is shown
in Fig. 1(a). The modulator operating at a low sampling rate fS
is replicated N times, and each of the parallel blocks is fed with
consecutive input samples. The outputs of the parallel blocks
are next upsampled and added, creating the sequence sampled
at increased rate NfS , with large N possible. The drawback of
the direct technique is that the noise transfer function (NTF)
of the modulator is the same as the NTF of the modulator
operating at a low sampling rate, repeated in the frequency
domain every fS , as depicted in Fig. 1(b) [2]. Consequently,
the parallel modulator shows only 3 dB of SNR improvement
per every doubling of N , whereas at least 9 dB of improvement
is expected, i.e., 9 dB for a first-order modulator or more
when a higher order modulator is used. In order to preserve
the desired NTF of Fig. 1(c), more advanced techniques of
parallelization are needed. A time-interleaved (TI) ΣΔ mod-
ulator using a block digital filter technique was proposed by
Manuscript received January 25, 2014; revised May 25, 2014; accepted
July 30, 2014. Date of publication August 1, 2014; date of current version
October 1, 2014. This work was supported by Science Foundation Ireland
under Grant 03/CE3/I405. This brief was recommended by Associate Editor
L. H. Corporales.
T. Podsiadlik is with Benetel Ltd., Dublin, Ireland (e-mail:
tomaszpodsiadlik@benetel.com).
R. Farrell is with National University of Ireland, Maynooth, Ireland
(e-mail: rfarrell@eeng.nuim.ie).
Color versions of one or more of the figures in this brief are available online
at http://ieeexplore.ieee.org.
Digital Object Identifier 10.1109/TCSII.2014.2345293
Fig. 1. Parallel modulator. (a) N blocks in parallel. (b) NTF of the parallel
modulator. (c) Desired NTF.
Khoini-Poorfard et al. [3]. They used a multirate system for
replacing loop filters in a ΣΔ modulator, which reduced the
sampling rate of the digital hardware N times while preserving
the same NTF and signal transfer function (STF) of the original
modulator. The drawback of the block digital filter TIΣΔ is
a large hardware count caused by N − 1 cross connections
between each of the parallel branches. The problem of large
hardware count was alleviated by Kozak and Kale, who derived
a TIΣΔ modulator by using node equations of a conventional
ΣΔ modulator [4]. The technique uses a system of discrete-
time-domain equations to describe a ΣΔ modulator, which are
next written for N consecutive time slots. After combining
them into a one system, one arrives at a time-domain descrip-
tion of the TIΣΔ modulator. To the authors’ knowledge, despite
the advantages of the technique, its implementation in digital
hardware has not been presented to date.
This brief describes a method for designing a TIΣΔ modula-
tor based on discrete-time-domain equations, close in a concept
to this presented in [4]. Section II discusses structures of ΣΔ
modulators suitable for operation at a high sampling rate.
Section III describes the proposed technique, and a TI modu-
lator based on a cascaded integrator with distributed feedback
(CIFB) structure is presented and studied in Sections IV and V.
Experimental results are presented in Section VI. Section VII
concludes this brief.
II. CP IN ΣΔ MODULATORS
This section addresses the problem of critical path (CP) in
low-pass (LP) and bandpass ΣΔ modulators structures using
a CIFB and a cascade of resonators with distributed feedback
(CRFB) [5]. Every gate in a combinational circuit induces a
propagation delay between its input and output caused by the
response time of transistors to changing voltage levels. The path
with the longest propagation time, i.e., the CP, limits the max-
imum clock frequency that the filter can operate at. Often an
LPΣΔ modulator whose NTF zeros are superimposed at z=1,
such as the CIFB structure shown in Fig. 2(a), can be composed
of first-order sections, e.g., integrators H1,2,...(z)=z−1/(1−
z−1) in the CIFB modulator, which yield the numerator of the
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Fig. 2. (a) Arbitrary-order CIFB ΣΔ. (b) Arbitrary-order CRFB ΣΔ.
NTF in the form of NTFNUM = (1− z−1)(1− z−1) . . .. It is
observed that the CP marked by the dashed line in Fig. 2(a)
consists of one quantizer, one multiplier, and two adders only.
In addition, an expansion to a higher order by adding more of
the delaying integrators has no effect on the length of the CP.
Consequently, the LPΣΔ modulators are usually suitable for
operation at high clock frequencies. The advantage of the low
complexity in the CP is, however, bought at the cost of restrain-
ing the modulator to LP or high-pass operation only, i.e., NTF
zeros can be either z = 1 or z = −1. On the other hand, a band-
pass operation requires that the zeros in the NTF are located
at some positive frequency 0 < f < fΣΔ/2. Such zeros can be
obtained when the numerator of NTF is in the form of a product
of quadratic equations: NTFNUM =
(
1− a1z−11 + z−2
)
(1−
a2z
−1 + z−2) . . .. The necessity of the use of at least second-
order sections instead of first-order sections such as in the
LPΣΔ modulator causes the increase of a CP, which is observed
in the CRFB structure. The CP in the modulator consists of five
adders, a multiplier, and a quantizer in cascade.
III. TIΣΔ MODULATORS IN THE TIME DOMAIN
This section describes a method of a parallel expansion
based on discrete-time-domain equations of a ΣΔ modulator.
The technique described in this section aims in increasing a
sampling frequency of an LPΣΔ modulator, although it is not
limited to LP operation only.
A ΣΔ modulator or a digital filter can be described at
a current time index n by its state variables being a func-
tion(s) of a current and delayed variables at discrete times:
n, n− 1, n− 2 . . .. When the circuit is time invariant, then the
variables at subsequent time steps can be found by increasing
n in the equations. For instance, a second-order finite-impulse
response (FIR) filter shown in Fig. 3(a) can be described at time
index n by
u1[n] = a1x[n]
u2[n] = a2x[n] + u1[n− 1]
y[n] = a3x[n] + u2[n− 1]. (1)
The next state is found by transforming n → n+ 1 in (1), i.e.,
u1[n+ 1] = a1x[n+ 1]
u2[n+ 1] = a2x[n+ 1] + u1[n]
y[n+ 1] = a3x[n+ 1] + u2[n]. (2)
Fig. 3. (a) Second-order FIR filter. (b) Parallel expansion.
The two systems of equations (1) and (2) are used to derive
the block diagram of two FIR filters in parallel, computing
consecutive filter outputs at times n and n+ 1, as shown in
Fig. 3(b). The first section marked as FIR1 computes variables
u1, u2, and y at discrete time n, i.e., it implements system
of equations (1). Subsequently, u1[n] and u2[n] computed by
FIR1 are fed to FIR2 and used to compute variables at discrete
time n+ 1, implementing (2). If the propagation delays in the
expanded system are sufficiently short to compute u1, u2, and y
at both time indexes n and n+ 1 before the end of clock period
TS = 1/fS , then the sampling rate of the expanded system can
be increased 2 times in comparison with the basic structure
of the filter shown in Fig. 3(a). In a general case, a discrete-
time ΣΔ modulator can be described at time n by a system of
discrete-time equations, being functions of variables at discrete
times n, n− 1, n− 2, . . ., etc.,
y[n] = f1 (x[n]u1[n− 1], u2[n− 1] . . .)
u1[n] = f2 (x[n]u1[n− 1], u2[n− 1] . . .)
u2[n] = f3 (x[n]u1[n− 1], u2[n− 1] . . .)
. . . (3)
The expansion into the TI circuit is obtained in three steps.
First, the system of discrete-time equations is written for N
consecutive time indexes: N · n, N · n+ 1, N · n+ 2, . . . , N ·
n+N − 1. In the second step, the N systems of equations
are used to create N digital subsystems. In the third step,
the subsystems are cross connected according to the discrete-
time-domain equations. The resulting TI circuit supplied with
N consecutive inputs returns N consecutive outputs during a
single clock cycle, increasing the effective sampling rate of the
modulator N times. After the N th computation, the variables
are fed back in the circuit through delay blocks.
In theory, the discrete-time ΣΔ modulator can be expanded
to any number N of blocks in parallel using the method
described earlier in this brief. In practice, every increase of the
number of sections in parallel causes increase of the computa-
tion time in the CP. The maximum number of blocks in parallel
N is thus limited, and it can be found as NMAX ≈ TS/TC ,
where TS is the clock period of the TI system and TC is the
computation time in the CP of the original structure.
IV. SAMPLE-AND-HOLD TIΣΔ MODULATOR
This section describes a TI expansion of an arbitrary-order
CIFB LPΣΔ modulator, in which a large OSR typical for
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Fig. 4. (a) Sample-and-hold TIΣΔ using the CIFB structure. (b) Equivalent
system. (c) Impulse response of the expander. (d) Magnitude response of the
expander.
Fig. 5. Simulated spectrum of a third-order sample-and-hold TIΣΔ
modulator.
two-level modulators is exploited for reducing complexity of
the TIΣΔ structure.
The CIFB ΣΔ modulator of order m is shown in Fig. 2(a)
and it is described in the time domain by
q[n] =Sgn {um[n− 1]}
u1[n] = b1x[n]− a1q[n] + u1[n− 1]
um[n] =um−1[n− 1]− amq[n] + um[n− 1]. (4)
Using n → Nn transformation in the first block in parallel, and
n → Nn+ 1 transformation in every subsequent subsection,
the time-domain equations at consecutive n are obtained. The
equations for the first (I) and second (II) parallel sections,
respectively, are given as
q[Nn] =Sgn {um[Nn− 1]}
u1[Nn] = b1x[Nn]− a1q[Nn] + u1[Nn− 1]
um[Nn] =um−1[Nn− 1]− amq[Nn] + um[Nn− 1]
(5)
q[Nn+ 1] =Sgn {um[Nn]}
u1[Nn+ 1] = b1x[Nn+ 1]− a1q[Nn+ 1] + u1[Nn]
um[Nn+ 1] =um−1[Nn]− amq[Nn+ 1] + um[Nn].
(6)
TABLE I
NTF ZEROS AND POLES. ALL MODULATORS USED ‖NTF∞‖ = 1.5
Taking advantage of the high OSR, the demultiplexer composed
of delays and decimators for distributing the input samples in
TI modulators, e.g., as shown in Fig. 1(a), can be reduced to
a single input sampled at the low rate fS = fΣΔ/N and sup-
plied to all parallel blocks. The hardware-reduced modulator is
shown in Fig. 4. The above simplification is equivalent to the
upsampling of the input signal by a factor of N with repetition
of the input samples, as shown in Fig. 4(b) and (c). In conse-
quence of the reduced input sampling rate, aliases of the input
signal occur at frequencies m(fΣΔ/N), m = ±1,±2, . . .. As
these frequencies coincide with zero frequencies of the discrete-
time Fourier transform from hSH shown in Fig. 4(d), the aliases
are suppressed by the HSH function and have their magnitudes
usually below the quantization noise. Their effect on the SNR
in a TI modulator is therefore small. This can be seen in the
simulated spectrum for the third-order LPΣΔ modulator shown
in Fig. 5 for N = 8.
Third- and fourth-order TIΣΔ modulators whose NTF
zeros/poles are given in Table I were simulated with a two-
tone input and OSR = 200. Both third- and fourth-order TIΣΔ
showed maximum SNRs of 111.4 and 131.4 dB, respec-
tively, when N = 16, yielding nearly the same SNR as ideal
modulators.
V. ZERO INSERTION IN THE TIΣΔ MODULATOR
Further simplification to the TIΣΔ can be achieved when
the zero-insertion technique proposed in [4] is used. The TIΣΔ
modulator with zero insertion is created by providing an input
at low sampling rate fS = fΣΔ/N to one parallel section only
and by setting zero inputs for remaining ones, as shown in
Fig. 6(a), for the CIFB modulator. This technique allows for
reducing the hardware count of the TIΣΔ modulator by at least
one multibit adder in each parallel section apart from the first
one. Not entirely correct, in [4], the occurrence of aliases was
explained as having a negligible impact on the SNR of a zero-
insertion TIΣΔ (ZI-TIΣΔ) modulator since magnitudes of the
aliases should be well below a ΣΔ quantization noise. The
above explanation is, however, rarely true. The effect of the zero
insertion on the SNR performance and the use of LP-STF for
preventing the degradation are explained in this section.
A. Effect of High N on the SNR in ZI-TILPΣΔ
The ZI-TIΣΔ can be modeled as a modulator operating at the
high sampling rate fΣΔ = NfS , whose input signal sampled at
the low rate fS = fΣΔ/N is supplied to the modulator through
an expander, as shown in Fig. 6(b). The expander has impulse
and magnitude responses depicted in Fig. 6(c) and (d), respec-
tively. The output of the expander consists of a baseband portion
of the input signal and aliases at frequencies m(fΣΔ/N),
similar to the sample-and-hold technique. The difference is that
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Fig. 6. (a) ZI-TIΣΔ modulator based on the CIFB structure. (b) Equivalent
scheme. (c) Impulse response of the expander. (d) Magnitude response of the
expander.
Fig. 7. Simulated third-order TI-LPΣΔ—flat STF. (a) Output spectrum for
N = 8. (b) SNR as a function of N .
now all of the components have the same magnitudes due to the
flat response of the expander, and they are equal to 1/N of the
input magnitude before the expander. Consequently, the input
gain to the modulator should be increased N times, as shown
in Fig. 6(a). Because the total input power to the modulator
increases N times, subsequent reduction of the modulators’ sta-
ble input range and maximum SNR is expected. The presence
of aliases at frequencies f = (1/8)fΣΔ, f = (2/8)fΣΔ, f =
(3/8)fΣΔ, and f = (4/8)fΣΔ are observed in the simulated
spectrum of the third-order modulator for N = 8 in Fig. 7(a),
whose STF = 1 and NTF has zeros/poles listed in Table I The
progressive reduction of the SNR caused by increasing N is
clearly seen in Fig. 7(b), showing the simulation performed
for the third-order modulator. This effect is common for other
ZI-TIΣΔ.
B. ZI-TIΣΔ Modulator With LP-STF
To take full-advantage of the reduced hardware complexity
in the ZI-TIΣΔ modulator, the aliases of the input signal
Fig. 8. Simulated third-order TI-LPΣΔ—LP-STF. (a) Output spectrum for
N = 8. (b) SNR as a function of N .
TABLE II
SNR DEGRADATION (ΔSNR) IN ZI-TIΣΔ FOR FLAT LP-STF
should be suppressed in the course of the ΣΔ modulation. As
a common practice, the NTF poles for the LPΣΔ modulator
are often obtained as the poles of a Butterworth filter [5]. In
result, modulators whose STF and NTF share the same poles,
such as CIFB or CRFB, have LP-STF with a similar frequency
response to that of the Butterworth filter, enabling suppression
of the aliases in the output of the expander. Unfortunately, the
cutoff frequency of the STF cannot be chosen freely, and it
is determined by NTF, imposing some limitation toward the
suppression of the input aliases. In general, the cutoff frequency
decreases as the order of ΣΔ increases. Fig. 8(a) shows a
simulated output spectrum and the effect of LP-STF. The SNR
calculated for a third-order ZI-TIΣΔ modulator is presented in
Fig. 8(b) for a two-tone input and OSR = 200. The modulator
with LP-STF has its stable range and SNR close to the modula-
tor operating at 4 times higher sampling rate and a higher max-
imum SNR for all N than a modulator with STF = 1, which is
observed when comparing Figs. 7(b) and 8(b). The summary of
the maximum SNR in the simulated modulators and the SNR
degradation in ZI-TIΣΔ is provided in Table II for second-,
third-, and fourth-order ΣΔ modulators. All modulators had
NTF with ‖HINF‖ = 1.5. Both TI modulators, using STF = 1
and LP-STF, are simulated with OSR = 200 and a two-tone
input. The suppression of the aliases gradually improves when
increasing the order of the Butterworth filter, which is observed
for N = 8, N = 16, and it is an expected result.
VI. EXPERIMENTAL RESULTS AND DISCUSSION
This section validates the technique of expansion to a TIΣΔ
modulator, providing simulated and measured results for mod-
ulators implemented in Virtex 2 Pro FPGA of Xilinx.
The increase of sampling rate in LPΣΔ modulators imple-
mented in FPGAs can be achieved either by multiplication of
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Fig. 9. Second-order ΣΔ modulator: (left) simulated and (right) measured.
(a) fS = 100 MHz. (b) N = 2, fS = 200 MHz. (c) N = 4, fS = 400 MHz.
a clock frequency while using a conventional ΣΔ modulator
or by employing the TI technique described in this brief.
Two observations are made when comparing both approaches.
1) Provided the same effective sampling rate in both ap-
proaches, the TI modulator uses more hardware for computing
consecutive outputs, but the total number of arithmetic oper-
ations performed during N clock cycles remains the same.
Moreover, both approaches use the same number of delay ele-
ments, but they are writtenN times less frequently in the TIΣΔ,
implying less power consumption in the latter. 2) The analysis
of the time-domain equations at consecutive times shows that
the CP reduction in a TIΣΔ modulator is possible at the cost of
a minor hardware increase. Consequently, the CP computation
becomes less than NTC in the TIΣΔ. For instance, the CP
can be reduced by one addition per every consecutive output
in a first-order sample-and-hold TIΣΔ in comparison with the
same-order conventional modulator. Similar CP reductions are
possible in higher order modulators. The implemented TIΣΔ
modulators of orders 1 and 2 with N = 4 allowed over 30%
higher sampling rate than equivalent conventional modulators.
The implemented modulators were supplied with a baseband
signal having a bandwidth BW = 1.25 MHz. The input se-
quence was sampled at the rate of fS = 50 MHz, and a simple
sample-and-hold method was used for increasing the sampling
rate to the rate of ΣΔ modulators. The FPGA used a 100-MHz
clock signal. The output multiplexer was implemented with the
use of a Rocket IO transceiver operating as a 20-bit parallel-
to-serial register. The serial output from the FPGA board was
connected to a spectrum analyzer FSL of Rohde & Schwarz.
The implemented structures were second-order CIFB, LPΣΔ
modulators for N = 1 (100 MHz), N = 2 (200 MHz), and
N = 4 (400 MHz). The simulated outputs of second-order
TIΣΔ modulators show a dynamic range of improvement of ap-
proximately 14 dB per doubling of the sampling rate, as shown
in Fig. 9(a) and (b), which is in a close agreement with the ex-
pectation [5], whereas some degradation in the dynamic range
caused by 11 bit wordlength used in the simulation is shown
to observed Fig. 9(c) for N = 4. The graphs on the right-hand
side show the measured spectra from the output of the Virtex II
Pro FPGA board. The measured results resemble the simulated
modulators outputs for fΣΔ = 100 MHz and fΣΔ = 200 MHz.
Some degradation in dynamic range to the simulated spectrum
is observed at low frequencies when fΣΔ = 400 MHz. The
distortion has been caused by a jitter added by the phase-locked
loop in Rocket IO of the FPGA and by the memory effect in the
output 1-bit digital-to-analog converter. The implemented mod-
ulators prove the concept of the parallel expansion technique
presented in this brief and show an increase of the sampling
rate in comparison with conventional modulators implemented
in the same, or newer generations of FPGAs: fΣΔ = 100 MHz
for the error feedback topology [6] in Virtex II Pro, fΣΔ =
215 MHz for the second-order CRFB structure implemented
in Virtex II Pro [9], and fΣΔ = 219 MHz for the second-order
CRFF structure implemented in Virtex 6 [8].
VII. CONCLUSION
This brief has demonstrated a technique of parallelizing
ΣΔ modulators, being an extension to existing techniques [4].
Mechanisms affecting maximum sampling frequency and SNR
in TIΣΔ modulators were explained, and the concept was
validated through experimental results employing Virtex II Pro
FPGA, showing the increase of a sampling rate by factor of
four. The TIΣΔ can be employed in wireless communication
where two z → −z transformed TIΣΔ modulators operate at
increased 2fΣΔ frequency creating a bandpass drive signal for
switch-mode power amplifiers [10].
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